Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock Transition vs Clock Skew?

Status
Not open for further replies.

RGR

Junior Member level 2
Junior Member level 2
Joined
Jan 31, 2013
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,418
Hello Every one,

can any one explain about

Which is more important Clock Transition or Clock Skew?


Thank you

RGR
 

What do you mean by "more important"? Both are different things which can happen simultaneously in a logic circuit.
 

clock skew is the difference of time between the flop with the minimum latency from the source clock, and the flop with the maximum latency from the source clock.

clock transition is the transition on all clock nets.

The first is just an quality indication.
The second is a DRV at least from the liberty or over constraint by the designer.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top