Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clock skew is the difference of time between the flop with the minimum latency from the source clock, and the flop with the maximum latency from the source clock.
clock transition is the transition on all clock nets.
The first is just an quality indication.
The second is a DRV at least from the liberty or over constraint by the designer.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.