Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone send me any document describing clock domain crossings in detail (including synchronization for data bus ,control bus, synchronization using FIFO)
you can refer to the "architecture" section on my blog at https://asicdigitaldesign.wordpress.com
Or just run a search on the site - there is a lot of material concerning this topic...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
