Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock Design vs ckSynthesis

Status
Not open for further replies.

jason.wei

Newbie level 4
Joined
Jul 9, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,318
I had use clockDesign for clock synthesis as following command.
clockDesign -specFile A.ctstch -outDir clock_report​
When I use displayClockMinMaxPaths to report the path will get bigger clock latency compare to what I got in clock_report (said 20%).
If I use "ckSynthesis" instead, the report the same as using command "displayClockMinMaxPaths "
Depend on document's information, ckSynthesis should be part of clockDesign.
And clockDesign seems to be have better performance.
Why cause this! Thanks!

displayClockMinMaxPaths -clk INST/Y -clkRouteOnly
 

Not sure, but they are most likely obsolete commands. You should be using ccopt_design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top