Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clearance constraint

M

miclim

Newbie
Joined
Sep 4, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Hi,

I am new in Altium Designer software.

I receive error message as below, is there anything I can do?

Thanks.

1693552668656.png
 
The screenshot doesn't show track and pad. Please use reasonable layer settings to schow the actual conflict.

Track width of 0.05 mm isn't feasible in usual PCB technology. What are you trying to design?
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top