Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

characterizing current steering DAC

Status
Not open for further replies.

shantanugupta

Newbie level 4
Joined
Jan 10, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
Hi to all to forum members,

I have a CMOS DAC chip with 12bit and 6 bit current steering DAC, and want to characterize it its INL DNL settling time with offset and gain error.I want to test the chip in school setting.

Only equipments I have in lab is a mixed signal scope, a function generator and bunch of DC power supply. For an ADC or precisely for digital outputs I just have few counters ( TTL chips), also I have access to MATLAB.

I don't have spectrum analyzer in my lab and have to learn to use one ( which is not a problem), I want to know with stuff mentioned, at my disposal, how can I go ahead and test my DAC chip for INL and DNL.

Any ideas by any users are appreciated.

regards
S
 

I guess the best thing would be to use a counter IC to produce a digital triangular waveform and then observe the output signal on the oscilloscope and visually observe the deviation of the output waveform when compared with an ideal triangular waveform. Or, if the frequency is low enough, sample the DAC signal using your PC soundcard and do some postprocessing in Matlab to calculate INL and DNL.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top