Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CCD [KA1001]: clocking, integration time

Status
Not open for further replies.

Juja

Newbie level 3
Joined
May 15, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
44
Hi there!

I want to use the KAF1001-CCD for image processing (https://www.onsemi.com/pub_link/Collateral/KAF-1001-D.PDF).

I have some understanding problems with the clocking/timing of V1 and V2 according to set the integration time.

In the datasheet on Page4 it is written:
"Referring to the timing diagram, integration of charge is performed with fV1 and fV2 held low."

So for me the integration time is just the "low time" of V1/V2.

What I don't get then is the Frame Timing Diagram (Page12):


For me it looks like that the integration time is set "in front" of the read out of every frame.
But when the sentence on Page4 is correct, the integration time is set between every single line (V1/V2 is set low between every single line)

Can somebody help me with the understanding in how to set the integration time exactly?!

Thnaks so far!

Juja
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top