Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can we use instantiation in always proceedure in verilog

Status
Not open for further replies.
R

roy_ece

Member level 3
Joined
Dec 18, 2006
Messages
58
Helped
12
Reputation
24
Reaction score
3
Trophy points
1,288
Activity points
1,859
Hi ,
Can we use instantiation in the always proceedure .
Regards,
Henry
 

Hi,

If you mean module instantiation the answer is no.

Devas
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top