Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can we add a delay buffer on the clk capture path to reduce the setup slack value?

Status
Not open for further replies.

snr_vlsi

Member level 1
Joined
Jan 21, 2008
Messages
34
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,564
Hi,

Can we add a delay buffer on the clk capture path to reduce the setup slack value (i.e. I am trying to tweak with the launch clk arrival time so as to delay the data required time) when all attempts to reduce the setup slack are invain like resizing gates, buffer insertion, placement eco, and others.

thx

snr_vlsi
 

setup slack

Hi,

Buffer addition to the capture clock path will definately help to improve the setup slack. But we need to be careful as it can violate hold at that point as we are delaying the capture clock. This methodology can be tried if the hold numbers are positive. Make sure that you add clock tree buffers to it rather than the normal delay buffers.

Regards,
Shyla
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top