Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Calibre pex

Status
Not open for further replies.
L

Livpsy

Newbie
Joined
Jul 2, 2022
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
43
Hello. I am designing a vco in cadence for 40 G applications. I run the calibre pex in order to view the paracitics. Do i choose gate level extraction or transistor level extraction? . As i know transistor level counts double paracitics
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top