Grecs
Newbie level 6
I am interested in creating a design that takes into account capacitance parasitics in some nodes of the circuit. How am I supposed to know the parasitics roughly before the layout? Is it ok if I just use a grounded capacitor in connection with that node? And what is going to be its value??? I dont want something very accurate I just need something to get started.