Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

cadence mixer test bench

Status
Not open for further replies.
J

jignesh_prajapati

Junior Member level 3
Joined
Nov 22, 2014
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
168
hi
anybody can please explain me why this LO signal is given with this arrangement, what is the purpose of VCVS and at IF port also dc port is connected with 50 ohm value and again using VCVS. here is the figure of test bench testbench3.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top