hardy
Newbie level 3
I have a need to update a legacy verilog verification environment. The ASIC is entirely in verilog, but will be integrating a processor and this will require the inclusion of a C/C++ interface. There are a number of tools in use and I am in the early stages of evaluating what approach to take.
Any insight?
Any insight?