Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

butterfly multiplier(twiddle factor mult.)

Status
Not open for further replies.
E

engineer ahmed

Newbie level 5
Joined
Mar 10, 2007
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
butterfly twiddle factor

please help me to solve a problem when implement fft on fpga ,i write codes for butterfly module but when i multiply with twiddle factor i face aproblem of increasing multiplication output bits evey multiplication process please help me to solve this problem please
my e_mail
e_a_mansour@yahoo.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top