Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Blue state in testbench

Thread starter rourabpaul
Start date Jan 28, 2012

Status: Not open for further replies.

Jan 28, 2012

#1

R

rourabpaul

Member level 3

I found blue colour in my test bench. Im using ISE 10.1. wha does it mean??

Jan 28, 2012

#2

B

BlackHelicopter

Full Member level 2

I believe it's Hi-'Z' state. Click on the blue area and look next to the signal of interest. It should say to the right of the signal name.

Status: Not open for further replies.

Similar threads

X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
H
VHDL design and testbench got no errors but doesn't show output/simulation
- Started by hawluchapikaa
- Dec 16, 2022
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
K
Testbench StateX
- Started by KingMoshe
- Nov 3, 2021
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL Testbench §§ Instantiation of entities
- Started by Ilnheim
- Apr 2, 2022
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top