Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Block level architecture of Divide by 11 circuit

Status
Not open for further replies.

shaikhsarfraz

Full Member level 5
Joined
Aug 8, 2006
Messages
285
Helped
25
Reputation
50
Reaction score
6
Trophy points
1,298
Activity points
2,961
Hi,
Can any body give me block level architecture of Divide by 11 circuit.

Regards
Sarfraz
 

Divide by 11 circuit

**broken link removed**
 

Re: Divide by 11 circuit

Thanks for the reply.

But what I see here is a chip numbered 4LS163.
But I want the internal architecture of this divide by 11 frequency divider.

Can anybody give more inputs in this regard

Regards
Sarfraz
 

Divide by 11 circuit

A 11 digit counter will work.
Output should be high continously for a period less then 11 and then low for the rest of the cycle.

If outout is high for 2 clocks then it should be low for 9 clocks.
3 8
4 7

its simple................u can get it from any digital book
 

Divide by 11 circuit

mod-11 counter with 4 dfliflops,and eliminating the unused states .
u can get it from tocci
 

Re: Divide by 11 circuit

hi,

Divide by 11 u can do by using 4 T Flipflops,
take output of 1,3,4 FFs and give it to NAND gate,give NAND output to reset input of all Flipflops.



Hope this helps.


Vinod
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top