Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

black box with input clock and output relationship as shown

Status
Not open for further replies.

Mkanimozhi

Full Member level 4
Joined
Aug 8, 2007
Messages
193
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
3,445
answer for this question

hi friends,

Design a black box whose input clock and output relationship as shown in file



thanks and regards,
kanimozhi.m
 

Re: answer for this question

Hi Kanimozhi,

one way to get this result :

1. Generate a divide by 2 signal using the i/p signal
2. Do "AND" operation on the o/p of divide by 2 signal and the i/p signal, which is u r expected o/p signal

Regards,
dcreddy
 

    Mkanimozhi

    Points: 2
    Helpful Answer Positive Rating
Re: answer for this question

alternative (actually is same):
1. trigger a register when clock is high
2. output = register AND clock
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top