Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Bandgap design questions

Status
Not open for further replies.

evi

Junior Member level 3
Joined
Nov 29, 2005
Messages
26
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
Canada
Activity points
1,522
trim bandgap

Dear collegues, has anybody designed bandgaps in CMOS for mass-production chips? Please share you experience.

- How did you implement the trimmimg, what is the best way to trim?
- How to trim a bandgap in production testing if the chip is tested only at room temperature? And what is the point of trimming if the actual temerature sweep test (which is necessary to accurately determine the trimming) is not possible in production anyway.
- What realistic accuracy and temperature stability can be achieved in mass production?
- Did you find that the actual voltage of the optimum point (temperature curve peak when positioned at 25C) is different from theoretical 1.24V and also is different from the value that simulation gives? I designed a trimmable bandgap in TSMC 0.18u and found from lab testing that it's optimum point voltage is 1.18V, while simulations give me around 1.25V. 8O I'm confused. May be TSMC models for BJT are not accurate enough for bandgap simulation?
 

hi, about trimming, there are three kinds of trimming technique
(1) metal fuse,
(2)poly fuse
(3)lazer fuse
you can choose anyone of them.


when test after mass-production, test engineer design a probe card accroding your chip layout and write a C program, The computer run the C program, control the probe card to touch the chip's fuse PAD , test the chip signal(for example, test the bandgap output voltage),if the signal does not lie in the acceptable range, then add a high voltage to burn the fuse or use lazer burn the fuse . then test the next die of the wafer.





Dear collegues, has anybody designed bandgaps in CMOS for mass-production chips? Please share you experience.

- How did you implement the trimmimg, what is the best way to trim?
- How to trim a bandgap in production testing if the chip is tested only at room temperature? And what is the point of trimming if the actual temerature sweep test (which is necessary to accurately determine the trimming) is not possible in production anyway.
- What realistic accuracy and temperature stability can be achieved in mass production?
- Did you find that the actual voltage of the optimum point (temperature curve peak when positioned at 25C) is different from theoretical 1.24V and also is different from the value that simulation gives? I designed a trimmable bandgap in TSMC 0.18u and found from lab testing that it's optimum point voltage is 1.18V, while simulations give me around 1.25V. I'm confused. May be TSMC models for BJT are not accurate enough for bandgap simulation?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top