shahriar22nd
Member level 2
- Joined
- Sep 24, 2009
- Messages
- 45
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Location
- Dhaka, Bangladesh
- Activity points
- 1,663
Hello all,
I'm learning layout in Cadence Virtuoso with IBM CMOS9RF. Now, when I create an NFET using pcell and run DRC with Assura, then I get error report informing that, the CA vias are too close to the device edges, as shown in Fig1, attached herewith. I could neither increase the areas of the drain and source regions nor could I stretch the rectangles of the device. So, I added RX layer around three edges (selected as white in Fig2) where the design rule was violated and passed the DRC then. My question is-
1. Is there any way of specifying or increasing the areas of the drain and source regions of the NFETs by the CDF of their pcell?
2. I increased the drain and source areas out of pcell- will it create any problem in LVS?
3. Is it possible to stretch the rectangles of the devices created using pcells?
Could anyone please share his experience with me in this regard?
Thank you,
Shahriar.
I'm learning layout in Cadence Virtuoso with IBM CMOS9RF. Now, when I create an NFET using pcell and run DRC with Assura, then I get error report informing that, the CA vias are too close to the device edges, as shown in Fig1, attached herewith. I could neither increase the areas of the drain and source regions nor could I stretch the rectangles of the device. So, I added RX layer around three edges (selected as white in Fig2) where the design rule was violated and passed the DRC then. My question is-
1. Is there any way of specifying or increasing the areas of the drain and source regions of the NFETs by the CDF of their pcell?
2. I increased the drain and source areas out of pcell- will it create any problem in LVS?
3. Is it possible to stretch the rectangles of the devices created using pcells?
Could anyone please share his experience with me in this regard?
Thank you,
Shahriar.