Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ASSURA DRC + Bad n_well ERC error

Status
Not open for further replies.

jgrant3

Newbie level 6
Joined
Jul 24, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,377
Hello all.

I have two lateral pnp transistors contained within one well. They are diode connected (i.e. the base and collectors are connected together). When I run ASSURA DRC I get the following error:

2 bad_n_well_welltap_multconn_erc

and the two base contacts of the lat 2 transistors are highlighted.

I understand that Assura is telling me there are two contacts to one n-well but I do not see why this is is a problem since the base contacts are at the same potential (they are connected together and held at ground).

N.B that the substrate contacts of the lateral pnp transistors are outside the n-well.

Also does anyone have a list of the common ERC errors and what they mean?

Thanks for reading!

James
 

hello all


I have a similar error, and i need to know it `s reasons
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top