Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Analog circuit scaling

Status
Not open for further replies.

jbeniston

Advanced Member level 1
Joined
May 5, 2005
Messages
460
Helped
106
Reputation
214
Reaction score
73
Trophy points
1,308
Activity points
3,494
Is there a typical scaling factor for analog CMOS circuits? E.g. something equivalent to that which says for digital circuits, area halves with each process node. So if I had an analog circuit that was 0.5mm^2 in a .18u process, how could I estimate the area in a .13u process. Only looking for a first order estimate. Thanks.
 

If your circuits are all 3V devices, there will be no scaling effects from 0.18um process to 0.13um process.

If your circuits are all 1.8V device, there will be some scaling effects from 0.18um process to 0.13um process.

Usually, there will be about 40~50% shrink for all digital circuit.
For analog circuits, I think there will be about 30% most shrink.

Just my experience.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top