jbeniston
Advanced Member level 1
Is there a typical scaling factor for analog CMOS circuits? E.g. something equivalent to that which says for digital circuits, area halves with each process node. So if I had an analog circuit that was 0.5mm^2 in a .18u process, how could I estimate the area in a .13u process. Only looking for a first order estimate. Thanks.