Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

altuim designer signal integrity

Status
Not open for further replies.

ahmed_mmm

Newbie level 1
Joined
Feb 23, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
13
tri state01-00.jpg

how to put pin in high impedance state ???

whenever the circuit in action :

1st stage : 74hc541(1) well be output and well address M27256 , the 74hc541(2) well be in z-state .
2nd stage : 74hc541(2) well be output and well address M27256 , the 74hc541(1) well be in z-state .

for example if we look at net1 in the illustration

74hc541(1) pin 18 is output
74hc541(2) pin 18 is z-state
M27256 pin 3 is input

i just want to configure altium signal integrity pin direction to simulate the pin direction as Z-state or exclude the pin from check.

altium just has tri/in and tri/out for Hiz pin model .

any idea

thanks
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top