Er_SJSU
Newbie level 4
- Joined
- May 19, 2010
- Messages
- 6
- Helped
- 1
- Reputation
- 2
- Reaction score
- 1
- Trophy points
- 1,283
- Location
- San Jose-California
- Activity points
- 1,323
Hello everyone,
I want to design Adaptive Blanking Logic in CMOS 0.5um Technology.InputVsOutput relation is shwon in attachment. Input is Vcomp and Output will be blankig pulse of varing blanking time.
for i/p greater than of equal to 3.2 V Circuit should provide constant blanking of 3.5us and for lower in put it should variable period given in diagram as inverse relation. Its nonlinear relation.
Does look up table approach will work?
Please suggest any circuit to achive this function.
Thakns in advance
I want to design Adaptive Blanking Logic in CMOS 0.5um Technology.InputVsOutput relation is shwon in attachment. Input is Vcomp and Output will be blankig pulse of varing blanking time.
for i/p greater than of equal to 3.2 V Circuit should provide constant blanking of 3.5us and for lower in put it should variable period given in diagram as inverse relation. Its nonlinear relation.
Does look up table approach will work?
Please suggest any circuit to achive this function.
Thakns in advance
