Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Actual sizing in layout of transistors.

Status
Not open for further replies.

Aravind_tucson

Junior Member level 1
Joined
May 24, 2006
Messages
16
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,376
I am a novice in this field. So please do bear with me if the qtn is stupid : ) ...
To increase the W/L ratio of a transistor we connect 2 transistors in parallel. if same W/L ratio's the resulting sizing would be 2(W/L). Am I right in this?
Similarly how can you achieve a increase in L sizing.
 

yes, you'r right. as for increasing length of MOS, you can connect the transistors in series.
in fact, put these transistors on a same active region to share the source/drain to save the area.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top