Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ,
I don't know about SYNOPSYS but CADENCE ENCOUNTER TEST arch doesn't support 1149.6 .I think no other tool have come up with dot6 implementaion as of now .
May be LOGIC VISION you can try .
No tool that I know of can built 1149.6 for you. The problem is that part of the circuitry has to been built into the Serdes (the comparator circuitry), and there is no standard on which portion of the 1149.6 boundary scan cell is built in to the Serdes macro, and which portion is not, so each Serdes vendor may give you a different interface to their 1149.6 boundary scan support.
Hi ,
Now I think Synopsys have come up with 1149.6 implementation .We have a design in which Synopsys tool was used to implement dot6 .Since it's new it had issues regarding dot6 compliance .
Thanks for pointing out Synopsys' new offering. I have checked the latest BSD compiler documentation and indeed I do see procedures to implement 1149.6. However, I can see that this implementation may work with some SerDes vendors, but not with others, at least some minor tweaks may be needed.
In any case, it is a very good start.
Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
