Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About the time tagging cuicuit for phase detector.

Status
Not open for further replies.
D

Danielye

Junior Member level 3
Joined
Dec 10, 2003
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
290
How to implement the time-tagging
circuit and firmware, which has a gain of Kdet = 1bit/ns.

This phase detector with 1ns resolution is for the DPLL, including the digital loop filter.

Could someone kindly provide some materals about the time tagging circuit?

Thanks in advance!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top