Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about the memory efficency

Status
Not open for further replies.

shield

Junior Member level 3
Junior Member level 3
Joined
Sep 9, 2005
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,446
in consumer electronics , usually use a core based platfrom for the time window.
But when the peripherials increment, the memory access is becoming an bottleneck.
So I want to ask whether there are some methods to improve the memory access effiency ?
 

I have a doubt here , Are you using all the peripherals(most of them) at the same time ?

If not, then it is possible to do what you want to do .


For that you have to make a general data structure for storing individual peripheral inputs and you have to go for time divisiuon multiplexing in SBC.'

I think I am clear to you .... If you have any other interlocks in the system rather than this , then please describe it to me ....


Ok.. take care and good bye .


:D:D:D:D:D:D:D:D:D:D:D:D:D:D:D:idea:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top