Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about Testbench architecture (VHDL)

Status
Not open for further replies.

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
hi friends,

what is the meaning of configuration file in the tstbench architecture, can you give me a example.

thanks
 

Often configuration and data files are used in conjunction with testbenches to offer another layer of abstraction.

Suppose you want to test your design and implementation with various devices providing data input or accepting data output. By encapsulating these external devices in a configuration and/or data file, you keep the details of these devices outside of your design. This allows you to test your design with different test cases and isolates the influence of the external devices from your design.

Use of Generics : Any important device and system parameters which required to be changed at different abstraction levels were declared as generics, and the values for these were provided only in the configuration file. In this way, while simulating the UUT at different abstraction levels, the values of generics which had to be modified were done so only in the configuration file without having to change the test bench code.

Pattern Generator which utilizes a configuration file in your testbench

Does this help answer your question?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top