Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About offset voltage of error amplifier

Status
Not open for further replies.

jefferson

Junior Member level 3
Joined
Mar 17, 2006
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
shenzhen,China
Activity points
1,550
Hi all,anyone know how to analysis the offset voltage of EA?
When simulated,it's seemed that little offset voltage exist.But infact it exists.
1.How to estimate it?
2.Is offset voltage varies with Vdd? How?
3.Is offset voltage has any relationship with its gain or bandwidth? How?
4.What would be do to avoid it?

Any reply would be appreciated.
 

Offset voltage usually has two components:

1. Systematic: This is due to bias mismatches ( Johns and Martin provides good discussion of offset )

2. Random: This is due to mismatches that occur during fabrication. For a properly designed Opamp, this will be the dominant source of offset voltage. Usually, this can be overcome by increasing the area ( W*L) of input pair. The fab should provide mismatch data and/or monte carlo modeles so that you can estimate the offset

I think that it has nothing to do with supply voltage or gain/bandwidth.
 

Thanks elbadry.

Maybe I should know the approximate offset of an Opamp.
But where can I get Johns and Martin'materails.
THanks.
 

I think you can find the book on edaboard
 

Hi,
Offset Voltage is an DC characteristics and comes from non-ideality as described above as MISMATCH.

The related docs are :

1. Grey-Meyer Book: Look in Diff-Amp chapter :



2. The following Posts in This board: (A little Similar)

How to measure Offset in Simulation:


sankudey
 

-increase W/L and W*L to reduce offset voltage
-small i bias reduce offset voltage

to estimate it...? there's no expression or equation.
 

no equation? I think you need to go back to your textbooks!

random offset follows 1/sqrt(AREA). The exact value will be C/sqrt(Weff*Leff) where C is a constant for your process including Tox and Weff and Leff are the effective W/L of your device.

So thinner Tox gives better matching with a linear dependence, and larger area gives 1/sqrt() better matching. I usually say 1um square gives about 20mV random offset in a 1/2 um process.

You will have offset due to the diff pair and any sets of matched current mirrors. Cascodes usually aren't too bad. To calculate, you can probably estimate only the first stage. Diff pair will have a delta-Vt based on area, and mirrors will have a delta-I. Convert this delta-I to input referred offset and add to the delta-Vt of the diff pair, and that's probably a reasonable estimation.
 

using dc sweep to see the offset. it at the biggest gm position
 

run monte carlo simulation or hand calculation
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top