memsgg
Member level 1
- Joined
- Aug 1, 2005
- Messages
- 32
- Helped
- 2
- Reputation
- 4
- Reaction score
- 1
- Trophy points
- 1,288
- Location
- cambridge, UK
- Activity points
- 1,495
I plan to design a low noise pmos buffer, which need large input and output swing rang, I have two topologies, can any one tell me which one is better? or any other topology is better than these two? Many thanks
1. I have a 5uA current already in my design, can I use 10X current mirror to bias the buffer? Is 50uA for bias buffer too low? How can I know how much buffer bias current is good?
2. can I use the topology (b)? just use a resistor to get the current? I think it may be not stable and may have more noise, is it?
Many thanks
Yong
1. I have a 5uA current already in my design, can I use 10X current mirror to bias the buffer? Is 50uA for bias buffer too low? How can I know how much buffer bias current is good?
2. can I use the topology (b)? just use a resistor to get the current? I think it may be not stable and may have more noise, is it?
Many thanks
Yong