Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About current mode filter PLL

Status
Not open for further replies.

Analog_starter

Advanced Member level 4
Joined
Nov 15, 2004
Messages
113
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
1,111
Can anybody tell me how to simulate the current mode filter? I don't know what aspect or parameter should be simulated.
and why not to replace the charge pump PLL since the CMF PLL can reduce the chip size significiantly?
Thanks a lot!
 

You can go to ieee xplore to search for this paper

Current-Mode Phase-Locked Loops—A New Architecture, by Dominic DiClemente and Fei Yuan.
 

Yes, I know that paper.
But I want to know how to simulate the current mode filter. What aspect or parameter should be simulated? That very different with charge pump pll design.
Thanks a lot!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top