Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about comparator simulation(Ioh,Vol)

Status
Not open for further replies.

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,237
https://www.st.com/stonline/products/literature/ds/4065.pdf

The above is a comparator datasheet.

I have some questions:

1.on page 3, There are two parameters:IOH,VOL,
Anyone can tell me how to simulation these two parameters?
And why not VOH,VOL? or why not IOH,IOL?

2.for a camparator circuit,phase margin is necessary or not?I think phase margin only in feedback circuit.


Thanks.
 

Apply input voltage difference between true and complement of +1V and apply 3V at output. Then measure current sink inside the circuit. This will give IOH

Similarly apply negative input voltage and supply a 6mA current to the output pin, and measure the voltage on output node. This will give VOL.

From application diagram this is only nmos driven and you cannot drive a high voltage from this circuit. So VOH cannot be defined here. But IOL can be defined for this circuit for a particular voltage driven at the output.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top