Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about chop amplifier frequency

Status
Not open for further replies.

capacitor

Newbie level 5
Joined
Apr 10, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
chopped amplifier

helo

i want to design a bandgap, need a chop amplifier to get ultra-low offset. i do not know how much the chop amplifier'frequency thanks!
 

Usually above CMOS noise corner. But it introduces a lot of interferences, very uncommon for a voltage reference.
 

Hi,
You can use Chopper frequency around 10kHz to 30kHz.

cinch
 

The chopper frequency should be above the 1/f corner frequency, in order to filter 1/f noise out.

The higher the chopper frequency, the easier it will be to filter out chopper ripple. You could maybe use a sample-and-hold synchronised with the chopper clock.

However a higher chopper frequency will also give an increase in residual offset due to extra charge injection. So be careful when you layout the amplifier! The bandwidth of the chopped amplifier stages should also be able to cope with the modulated signals.

So I would say that your chopper frequency depends on 1/f corner and residual offset.
 

Are you sure you need chopping? Ususally for regular BGR this is not necessary unless you need very low noise or very high accuracy. Just use large input MOSFETS to minimize offset and 1/f noise.
 

It sounds like you are trying to design a reference for an audio adc type of circuit. If this is the case, your chopper frequency should be well above the 20kHz audio frequency, I'd use 100kHz to 300kHz.
 

The offset still contribute to the PTAT-loop but it does not matter because in a PTAT-loop there are also offsets. The loop amplifier offset is then part of the total offset.

The key to lower offset contribution or better noise is to use kT-multiplier-less PTAT's. They have enough voltage to be combined direct with a diode voltage.

They are built by cascading PTAT's
 

Hi FvM:
How to get the " CMOS noise corner"?
Thinks!
 

You can see it from a noise voltage spectral density plot. It generally depends on used CMOS technology. CMOS processes specialized for low frequency analog applications, e. g. instrumentation or audio OP have achieved great improvements in this regard. While standard processes have still above 10 or even 100 khz noise corner, they approached to e. g. below 1 kHz.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top