Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
n-well should be connected a higher voltage source than p-well resistor is connected so that pn junction should not turn on. In general it is connected to highest voltage in the circuit.
Your possible answers does not make sense since nothing is a game. For example if you want to short your circuitry to gnd than connect n-well to ground.
you'll find an answer to your question in the process manual. it is usually a pdf file. this kind of information you need varies from different processes.
To me, always tie Nwell to VDD whenever possible.
Reason:
(1) Tie to other voltage has opportunity of potential latch-up.
(2) least parasitic capacitance.
(3) Never forward bias.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
