Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

16-bit up counter using verilog HDL

Status
Not open for further replies.
F

fikrul

Junior Member level 3
Joined
Jan 16, 2010
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,459
Hello guys,

Does anyone know how to design 16-bit up counter using verilog HDL?
from the binary output produced, it need to be converted into BCD. Then the decimal number will be display at 7-segment. Does anyone know the step/flow should be done for this experiment?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top