Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It it the relation between the average of UP-DN signals Vs the the input phase error.
It can be plotted by running multiple transient simulations , each time you change the delay between the input clocks.
each transient simulation shall be left for a long enough time , in order to get an acurate average.
Also The PFD has another C/Cs which is the average of UP-DN signals Vs the the input frequency error.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
