How to implement open collector logic in VHDL?

Similar threads

• I

  concatenation in VHDL?

  • Started by irfanraina1@123
  • Feb 27, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• N

  Add EMIF IP to VHDL code

  • Started by nelky22
  • Mar 16, 2024
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• J

  ATF1508 - output as open collector with WinCUPL

  • Started by jamesportman
  • Jan 22, 2023
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• P

  Implement carrier detection logic in FPGA

  • Started by pulkit.vlsi
  • Dec 26, 2022
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• X

  VHDL Testbench (Weird output in the simulation)

  • Started by Xenon02
  • Jan 21, 2024
  • Replies: 18

  PLD, SPLD, GAL, CPLD, FPGA Design