Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock operating frequency of USB2.0 Phy in high speed and full speed modes

Status
Not open for further replies.
B

bitblue

Newbie level 3
Joined
Dec 19, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
Hi friends,

I wanna ask a question about the design of USB2.0 Phy. We know that the USB Phy can sample the 480Mb/s (high speed mode) and the 12Mb/s (full speed mode) serial data using two CDR circuits, and the the recoverred data rate has not been changed out of the CDR circuits. Then the 480Mb/s data flow into the elastic buffer to cross different timing domain. My question is what the clock operating frequency of the high speed data in the decoder, deserilizator? what about the full speed mode? because the 8bit-parallel data output's frequency is 60MHz, whether the decoder..'s is also 60Mhz.

Thanks for help in advance
 

Re: USB2.0 Phy

bitblue said:
Hi friends,

I wanna ask a question about the design of USB2.0 Phy. We know that the USB Phy can sample the 480Mb/s (high speed mode) and the 12Mb/s (full speed mode) serial data using two CDR circuits, and the the recoverred data rate has not been changed out of the CDR circuits. Then the 480Mb/s data flow into the elastic buffer to cross different timing domain. My question is what the clock operating frequency of the high speed data in the decoder, deserilizator? what about the full speed mode? because the 8bit-parallel data output's frequency is 60MHz, whether the decoder..'s is also 60Mhz.

Thanks for help in advance
Click to expand...

You shall swithc the clock frequency according to the interface mode!
 

Re: USB2.0 Phy

Basically receiving mode in digital part(not include DLL and elastic buffer) works at 60MHz at 8bit mode. Once analog part receives data with 480MHz clock rate and the DLL makes sync to the 480 MHz clock and save to elastic buffer.
The elastic buffer dumps out with 60MHz clock to digital.
 

USB2.0 Phy

I am also learning USB phy design, give more answer ,please !
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top