Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A random generator schematic

Status
Not open for further replies.

izua

Member level 3
Joined
Oct 31, 2006
Messages
63
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,880
chinese generator schematic

Hi dudes!

I've searched the forum and googled for a while, but nothing really useful came in place. I'm looking for a few ideas that generate random noise/data, and in case of noise, a schematic to convert them to bits.

Has anyone made something like this before?

-izua
 

random generator schematic

"Single-supply random code generator"

**broken link removed**

Regards,
IanP
 

circuit ideas random generator

Is it possible to implement the circuit in IC? Any articles about practicle implementation of RNG in IC? TIA.
 

entropy generator schematic

thanks IanP!

I was wondering: is it possible to use flip-flops, for example, or nor/nand gates, putting them in a race condition? The differences between transistors will definitely have a word here, but are them good enough to provide a reliable entropy?

Another idea i was thinking of is getting an uninitialised memory location in a PIC, sending it, and then triggering a powerdown/powerup of the device.

What do you think?

-izua
 

random schematic

Yes, I have. I did it entirely in software on a PIC. It was random enough for me. What's your application?
 

schematic random generator

ldanielrosa said:
Yes, I have. I did it entirely in software on a PIC. It was random enough for me. What's your application?
Can you put on your application.
 

tlihu said:
Is it possible to implement the circuit in IC? Any articles about practicle implementation of RNG in IC? TIA.

If you mean that u wanna design it as ASIC, it's absoulutely yes! it can be..
it can even been synthesized from normal FPGA flow..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top