Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PSPICE and DFT analysis - help needed

Status
Not open for further replies.
R

REGE

Newbie level 2
Joined
Jun 10, 2003
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
7
PSPICE and DFT

I have one question about PSPICE , when I do a simulation of a low pass with switched capacitor ,I have a bad Fourier analysis , the response of a pulse has a bad Amplitude

PSPICE doing a DFT but I cannot fix the sampling period.


So if someone has a idea?
 

tighten parameters

You can set the minimum time step in the .tran line to a smaller value. Also make the tolerance values smaller.
 

Put the time print step = 1/ts an multiple number of the sampling frequency (clk). The frequency of the print step must also be an odd multiple of the input frequency (fin).

bastos
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top