Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about sample and hold circuit

Status
Not open for further replies.
Y

yeziwong

Junior Member level 2
Joined
Apr 6, 2006
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
in sample and hold circuit. the OTA is not used during sampling, so, will the GBW and return ratio of the OTA during the sampling mode have any effect on the s/h?
and, if the load capacitor of the sample mode and hold mode are differnet (such as SC CMFB is added), what will happen?
 

a question about s/h

if the load capacitor chnges your chrge will change and your S/H gain will differ from unity
 

Re: a question about s/h

Hi
Since in sampling period your opamp is not involved to opamp rate as a linear element, you just set its input and output common-mode voltages for holding period, therefore no opamp spec is considered in sampling mode as well as output caps for SC CMFB network.
in sampling period, just important parameters are only linearity and noise of sampling switches.
Hope to be useful!

Regards,
SAZ
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top