Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

could anyone share ideas on digital DLL using verilog HDL

Status
Not open for further replies.
B

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
Hai,

I am working on digital delay locked loop using verilog HDL but , i am not able to get any reference paper in which the entire simulation is done using verilog HDL. So that i can fuse it in an FPGA kit or performe the ASIC design .

Some papers they dont tell in which tool they simualted the design . As some circuits are given as digital circuits but some modules are given as analog or in circuit level.
please send any paper or ideas which can help me.
 

Re: could anyone share ideas on digital DLL using verilog H

Hi,

I dont get much information on the DLL design and its concepts on the net ,as DLLs are new the industry . So please take some time and post your knowledge about DLLs, which will help many of us ...
Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top