Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is model checking in relation to PSL?

Status
Not open for further replies.

vsrpkumar

Member level 4
Joined
Mar 26, 2006
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,830
is model checking related to assertion based verification like PSL and system verilog.If so can anybody tell me
Thank you
 

Re: query regarding PSL

vsrpkumar said:
is model checking related to assertion based verification like PSL and system verilog.If so can anybody tell me
Thank you

Model Checking (MC) is a technology and PSL/SVA are "specification languages" that are inputs to this technology. MC has existed much before PSL/SVA came into existence. Do a google search on MC, you will find tons of references in several universities, each using its own input language (for e.g. VIS tool, recently they added PSL front end).

Now, a personal plug-in - my company will be covering this and much more as part of our advanced Verification trainings in Bangalore, write to ajeetha <> gmail.com if interested.

Regards
Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top