Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need help for pad constrain when tetramaxing ATPG!!!!!!!!!!!

Status
Not open for further replies.
G

gauz

Junior Member level 3
Joined
Jul 18, 2005
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,537
I need to generate ATPG by tetraMax, and pad cell is verisilicon GSMC 0.18 IO cell,
when i set 'scan_mode' ,'scan_en',... signal to '1' at the primary port, the pad cell (PSBI2N and so on) turn out to be blocked, the output from cell is 'X' state, what could I do to add constrain? could anyone give any suggestion or advise?
Thanks in advance!!!
gauz
 

1- Make sure all major ports like scan_mode, test_mode and specially "reset" pin have the right values.
2- Make sure, the PAD's functionality is known by tetra max and is not a black box. one solution is to define a behaviour model for PAD and import it into tetra max also.

Hope this helps
 

Re: need help for pad constrain when tetramaxing ATPG!!!!!!!

now the problem has been fixed by adding option of 'weakgate' when 'run build_model' .
the pad cell has weak pullup or pulldown, which TetraMax regards as contention.
hope to be helpfull to others.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top