Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to Write the AHB Monitor?

Status
Not open for further replies.

Thomson

Full Member level 3
Joined
Oct 15, 2004
Messages
181
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,400
ahb monitor

hi,
Although i've used PCI monitor before (written by Phoenix), and i've searched the web for long time, i'm still rather confused about how to write a qualified AHB Monitor to be embedded in the current SoC system based on AHB bus.

First i've little experience of using OVL(OpenVErilog library) and of using systemVerilog to perform the assertions writing, it's really hard for me to do the job from the scratch. Currently i've listed all the possible features that the AHB bus will encounter within the application, which include the AHB Master/Slave and so on, but to what extent shall these features be realized using Verilog or SystemVerilog to better match the SoC's application?

I really need your advice on implementing such monitor if you have conducted it before!

Thanks in Advance!

Thomson
 

how to write ahb arbiter moniter in verilog

what a verification language are you going to use? whould you explane your choice?
 

ahbmonitor

ldm said:
what a verification language are you going to use? whould you explane your choice?
At first, i'd planned to write it in SystemVerilog, but there are not so many tools to support it well. So after some elaborate considerations, i'd like to implement the Arbiter in Verilog.

It's okay that you'll tell me some general advices on implementing it wheterh to use Verilog or SystemVerilog. If you have used SystemVerilog to realize the Arbiter, then such experiences are equally important for me.:D

Thanks in advance

Thomson
 

how to write monitors in system verilog

hi,
First really thanks for your help whoever helps me on this topic!

Now i've accomplished version one of this monitor which is used to monitor the AHB bus protocol deviation and the violated behaviors of AHB Arbiter. Although it's far from perfect for whichever point including the code efficiency and the functionality completeness(it's really hard and may be impossible to contain all the potential violations which may occur on the AHB bus:D).

currenly i've verified this monitor with all the listed features by the discussion of my group. Okay!

If some one with good experience, it's an opportunity to discuss this with you!

Thomson
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top