Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is timeborrowing related to Static timing anaylsis?

Status
Not open for further replies.
D

davyzhu

Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
timing borrow

Hi all,

I was asked in a interview, but I am not familar with Primetime.

"What is timeborrowing related to Static timing anaylsis in Primetime?"

Any suggestions will be appreciated!
Best regards,
Davy
 

latch static timing

if u have a latch in your design and you are not using one full clock cycle for the latch... you could use the unused clock period for next or previous combinationl logic.. this idea is called time borrowing

**broken link removed**

refer this page too
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
timing given borrow

borrow time from neighborhood stage
for example, the delay between two fllip-flops may be too long, but the delay between next two flip-flops is very short, so time can be borrowed from the next stage
 

timing borrowing

It's a synthesis function instead of timing analysis.
 

timing-borrow

Hi all,

What's the difference between "Timing borrow" and "Retiming"?

Best regards,
Davy
 

timing borrow

timing borrow, we refer to use latch to borrow time, which is typically half a cycle.

retiming, is to move register forward or backward through the combinatorial logic to balance the timing paths on every stage in the nearby register chain.
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
what is timing borrowing

yeewang said:
timing borrow, we refer to use latch to borrow time, which is typically half a cycle.

retiming, is to move register forward or backward through the combinatorial logic to balance the timing paths on every stage in the nearby register chain.
Click to expand...


how to use latch to borrow time?

thanks & best regards
 

timing borrow in sta

As i know, in the physical implementation such as P&R can use the timeborrowing to relieve the crucial path Using the ECO
 

static timing balance

time borrowing means, one latch takes time of its neighbour latches, if the neighbour latches doesn't have timing violation.

Retiming means, placement of the sequential cells will be done by the tools in such a way that, they doesn't lead any timing violations.
 

violation latch borrowed

Timing borrow happened at Latch? so gate-level netlist u synthesis include Latch? Then ..P&R tools can borrow timing ?
 

latch static timing analysis

**broken link removed**
 

half latch to flop timing paths

Generally, 'timing borrowing' is to use latch's behavior to make slack of previous stage or next stage met according on max. borrowing or balanced borrowing.

Other STA tool also provide 'pass-through' mode for timing analysis in latch designs, such as Incentia's TimeCraft.

Regards;
 

pdf latch based static timing analysis

Hi
Can anyone help me understand "what is negative time borrowing "
thanks
Isis
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top