Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

delay consideration for LMS in FPGA

Status
Not open for further replies.
M

mpatel

Member level 4
Joined
Aug 25, 2005
Messages
71
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,288
Location
Germany
Activity points
1,786
lms fpga

hi all,
i need to use LMS algorithm to find error between input and output signal for that I have to find delay between these two signals,

so the question is which method is more suitable for this task? after investigating this algorithm in MATLAB, I have to lot it in FPGA also.

thanks in advance
mpatel
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top