Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For info on this refer to following book
Application-Specific Integrated Circuits
(ASICs... the book)
Michael John Sebastian Smith
Addison-Wesley
VLSI Systems Series
1,040 pages
ISBN: 0-201-50022-1
June 1997
AND
Principles of CMOS VLSI Design by Weste and Eshraghian
though i didn't know much. these two types of IO pad are used in
different design types. If your design are pad limited, the staggered
IO pad are decrease the whole chip area. While inline pad have more
area than stagger pad. But not all the library
vendor supply the two pad type.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
