Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about Miller compensation

Status
Not open for further replies.

xiexi

Member level 4
Joined
Jan 14, 2005
Messages
79
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
613
There is a classical op with MIller compensate, but because the load capacitor is very large (15p), so I think it is not suitable to compenate the second stage, I connect the Cc to output node. So there is a problem that a right half-plane zero comes out, why, I only can find a left half-plane zero generated by the compensate R, and how to cancel the right half-plane zero.
 

About compensation

The AC waveform.
 

Re: About compensation

Hi.
First of all, I think at least in this circuit, you have no problem with zeros or other poles, because all of them have been located after the unity gain frequency. Besides, the magnitude of resistance in series with C1 (compensation capacitor) should be carefully chosen in order to move the RHP zero to the left half plane. maybe you should enlarge your resistance (but I don't think so). On the other hand, I think usually in Miller compensation, the magnitude of compensating cap should be larger than load cap. But in your circuit it is not that case. I don't know the aspect ratio of your devices. maybe the current of second stage is big enough to relax the compensation. Maybe, just maybe this peaking in frequency response is because of two complex poles.

Regards,
EZT
 

Re: About compensation

hi xiexi,
why this resistance R1=1k has been introduced.
 

Re: About compensation

ezt said:
Hi.
I think usually in Miller compensation, the magnitude of compensating cap should be larger than load cap.

why????
 

About compensation

normally they put resistors between the top transistors and Vdd or bottom transistor and ground, I guess it is because they want to take the effect of finite resistance of connection, so add one resistor can dominate the side effect of the connection.
 

Re: About compensation

simov said:
Hi.
I think usually in Miller compensation, the magnitude of compensating cap should be larger than load cap.

why????

Hi.
Because we want to make sure the dominant pole (the pole at the ouput of first stage) is far enough from other non-dominant poles specially the pole at the ouput node. But in Cascode-miller compensation the first non-dominant pole and RHP zero will move to upper freqs and hence the compensation capacitor can be smaller.

Regards,
EZT
 

Re: About compensation

Where can I find the analysis of this circuit?
Thank you,
 

About compensation

Does the opamp behave as a single pole one, if the RHP zero is moved to LHP to cancel the first non_dominant pole and the third and forth pole are very far away from the dominat pole? Thank you very much.
 

Re: About compensation

do not cancel Lhp pole just move it to infinite
 

Re: About compensation

layes2 said:
do not cancel Lhp pole just move it to infinite

Hi, what do you mean by just move it to infinity?? Usually pole-zero cancellation is done, to achieve better GBW response. What are you implying here?
 

About compensation

pole-zero cancellation is very hard to control considering the process and manufacture variation. So, usually the zero just be moved to far enough.
 

Re: About compensation

in my opinion, the best method is pole - zero canceling among the frequency compensation methods although it is hard to control.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top