Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Why reduce a FET gate poly resistance?

Status
Not open for further replies.
C

CHL

Member level 3
Joined
Jan 20, 2015
Messages
60
Helped
2
Reputation
4
Reaction score
2
Trophy points
8
Activity points
550
Untitled.png

Hello to all

I'm curious why we need to reduce the FET gate resistance as shown above [Razavi, Design of Analog CMOS Integrated Circuits]

The gate impedance should be high as much as it can, and ideally no current flows through the gate.

so, I don't understand why smaller gate poly resistance is better.

Thanks.
 

Because dynamic current does flow through the gate to charge and discharge the gate capacitance when the MOSFET switches.
So a low gate poly resistance will reduce the gate charge and discharge time, increasing the maximum operating switching speed of the transistor.
 
  • Like
Reactions: CHL

    C

    CHL

    Points: 2
    Helpful Answer Positive Rating
fmax follows Rgg*Cds.
 
  • Like
Reactions: CHL

    C

    CHL

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top