Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Latchup effect in CMOS Analog Layout

Status
Not open for further replies.
M

manish_kumar

Newbie level 4
Joined
Mar 1, 2008
Messages
6
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,310
How to find that there is Latchup effect just after completing layout DRC/LVS .Is any tool available.
How to find that there is Antenna effect just after completing layout DRC/LVS .Is any tool available.
If any one have work over it please response. If any one have any pdf/ppt please attach here
 

Only a fairly elaborate TCAD (probably too elaborate,
beyond a few transistors in close proximity, to mesh
and successfully run) can simulate layout driven
latchup behavior. But you should assume the foundry
body tie / tap / stamp rules are set with this in mind,
to distances that are proven to prevent latchup.
Provided you are operating within the supply, temp
and device geometry ranges that are consistent with
the rules derivation basis.

Likewise antenna rules are an option of every PDK I've
seen in the last decade. Same deal, characterization
based, probably over-conservative but something to
work to.
 
Thanks Dick , your reply help me lot . If you have any study material from where i got more information please provide us.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top